# Notice of References Cited

Application/Control No. 09/998,595	Reexamination	Applicant(s)/Patent Under Reexamination KALNITSKY ET AL.		
Examiner	Art Unit			
Kevin M. Picardat	2822	Page 1 of 5		

#### **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-4,253,907	03-1981	Parry et al.	438/715
*	В	US-4,354,896	10-1982	Hunter et al.	438/696
*	С	US-4,384,938	05-1983	Desilets et al.	204/298.33
*	D	US-4,654,112	03-1987	Douglas et al.	438/723
*	E	US-4,657,628	04-1987	Holloway et al.	438/647
*	F	US-4,660,278	04-1987	Teng, Clarence W.	438/429
*	G	US-4,676,867	06-1987	Elkins et al.	438/699
*	Н	US-4,707,218	11-1987	Giammarco et al.	438/421
*	1	US-4,721,548	01-1988	Morimoto, Seiichi	438/697
*	J	US-4,755,476	07-1988	Bohm et al.	438/363
*	К	US-4,792,534	12-1988	Tsuji et al.	438/309
*	L	US-4,801,350	01-1989	Mattox et al.	438/702
*	М	US-4,801,560	01-1989	Wood et al.	438/624

#### FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
*	N	2083948A	03-1982	EPO		
*	0	0111706	06-1984	EPO		
*	Р	0265638	05-1988	EPO		
*	Q	327 412	08-1989	EPO		
*	R	0185787	01-1992	EPO		
*	s	0491408	06-1992	EPO		
*	Т	410244	01-1991	Germany		

### **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
*	U	IBM Technical Disclosure Bulletin, vol. 30, No. 8, p. 252, Jan. 1988.
*	V	IBM Technical Disclosure Bulletin, vol. 29, No. 3, p. 1328, Aug. 1986. □□
*	w	"A New Technology for Oxide Contact and Via Etch", by Pete Singer, □□Semiconductor International, p. 36 (1993). □□
*	x	Handbook on Semiconductors, (ed. C. Holson), vol. 4, p. 208 (1981).

# Notice of References Cited Application/Control No. 09/998,595 Applicant(s)/Patent Under Reexamination KALNITSKY ET AL. Examiner Kevin M. Picardat 2822 Page 2 of 5

#### **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-4,824,767	04-1989	Chambers et al.	430/313
*	В	US-4,894,351	01-1990	Batty, Michael W.	438/624
*	С	US-4,912,061	03-1990	Nasr, Andre I.	438/231
*	D	US-4,962,414	10-1990	Liou et al.	257/740
*	Е	US-4,986,878	01-1991	Malazgirt et al.	438/699
*	F	US-5,003,062	03-1991	Yen, Daniel L.	438/761
*	G	US-5,063,176	11-1991	Lee et al.	438/297
*	Н	US-5,068,711	11-1991	Mise, Tatsuya	257/752
*	1	US-5,117,273	05-1992	Stark et al.	257/773
*	J	US-5,158,910	10-1992	Cooper et al.	438/631
*	к	US-5,166,088	11-1992	Ueda et al.	438/384
*	L	US-5,244,841	09-1993	Marks et al.	438/699
*	М	US-5,250,472	10-1993	Chen et al.	438/699

#### **FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
*	N	60-58635	04-1985	Japan		
*	0	61-26240	02-1986	Japan		
*	Р	61-232646	10-1986	Japan		
*	Q	62-106645	04-1987	Japan		
*	R	63-293946	11-1988	Japan		
*	s	4092453	03-1992	Japan		
*	Т	2167901A	04-1986	United Kingdom		

### **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
*	U	"Etching Applications and Trends of Dry Etching", Ephrath et al., □□Semiconductor Technology and Computer Systems, Ch. 2, p. 26. 1991. □□
*	v	VLSI Electronics Microstructures Science, vol. 8, ed. Norman Einspruch, p. □□298 (1984).
*	w	"Plasma Etch Anisotrophy", C.B. Zarowin, J. Electrochem. Soc., Solid-State □□Science and Technology, p. 1144 (1983).
*	х	"A Super Self-Aligned Source/Drain MOSFET," Lau et al., IEDM, p. 358 □□(1987). □□

# Notice of References Cited Application/Control No. O9/998,595 Examiner Kevin M. Picardat Applicatios/Patent Under Reexamination KALNITSKY ET AL. Page 3 of 5

# **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-5,266,525	11-1993	Morozumi, Yukio	438/624
*	В	US-5,310,720	05-1994	Shin et al.	438/760
*	С	US-5,320,983	06-1994	Ouellet, Luc	438/782
*	D	US-5,534,731	07-1996	Cheung, Robin W.	257/759
	Е	US-			
	F	US-			
	G	US-			
	Н	US-			
	1	US-			
	٦	US-			
	К	US-			
	L	US-			
	М	US-			

#### **FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
*	N	8901236	05-1992	United Kingdom		
	0					
	Ρ					
	ď					
	R					
	s					
	Т					

#### **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)						
*	U	"A Margin-Free Contact Process Using an Al303 Etch-Stop Layer for High □□Density Devices", Fukase et al., IEDM, p. 837 (1992).						
*	v	Research Disclosure No. 282, Oct. 1987, Havant GB p. 608, "Spin on Glass □□Insulator Enhancement".						
*	w	"EtchingApplications and Trends of Dry Etching", by L.M. Ephrath and G.S. □□Mathad, Handbook of Advanced Technology and Computer Systems at 27 ff (1988).						
*	x	"Reactive Ion Etching", by B. Gorowitz and R. Saia, 8 VLSI Electronics, □□297ff (1984).						

# Notice of References Cited Application/Control No. O9/998,595 Applicant(s)/Patent Under Reexamination KALNITSKY ET AL. Examiner Kevin M. Picardat Art Unit Page 4 of 5

# **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-		-	
	С	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	н	US-			
	ı	US-			
	J	US-			
	к	US-			
	L	US-			
	М	US-			

### **FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	S					
	Т					

# **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
*	U	Patent Abstracts of Japan, vol. 15, No. 348 (E-1107) Sep. 4, 1991 & JP-A-31 33 131 (Mitsubishi Electric Corp.) Jun. 6, 1991.
*	v	"Three `Low Dt` Options for Planarizing the Premetal Dielectric on an Advanced Double Poly BiCMOS Process", by W. Dauksher, M. Miller, and C. Tracey, J. Electrochem. Soc., vol. 139, No. 2, p. 532 (1992).
*	w	"The Effect of Plasma Cure Temperature on Spin-On Glass", by H. Namatsu and K. Minegishi, J. Electrochem. Soc., vol. 140, No. 4, p. 140 (1991).
*	x	"Hot-Carrier Aging of the MOS Transistor in the Presence of Spin-On Glass as the Interlevel Dielectric", by N. Lifschitz and G. Smolinsky, IEEE Electron Device Letters, vol. 12, No. 3, p. 140 (1991).

# Notice of References Cited Application/Control No. 09/998,595 Examiner Kevin M. Picardat Applicant(s)/Patent Under Reexamination KALNITSKY ET AL. Page 5 of 5

# **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	C	US-			
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	H	US-			
	-	US-			
	J	US-			
	κ	US-			
	L	US-			
	М	US-	-		

#### **FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	S					
	Т					

# **NON-PATENT DOCUMENTS**

	Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
U	"Advantages of Using Spin on Glass Layer in Interconnection Dielectric Planarization", Microelectronic Engineering, vol. 5 (1986).
٧	"Doped Silicon Oxide Deposition by Atmospheric Pressure and Low Temperature Chemical Vapor Deposition Using Tetraethoxysilane and Ozone", Fujino et al., J. Electrochem. Society, vol. 138, No. 10, p. 3019 Oct. 1991.
w	"Polysilicon Planarization Using Spin-On Glass", S. Ramaswami and A. Nagy, J. Electrochem. Soc., vol. 139, No. 2, p. 591 (1992).
х	